EGGH00: SIGGRAPH/Eurographics Workshop on Graphics Hardware 2000
Permanent URI for this collection
Browse
Browsing EGGH00: SIGGRAPH/Eurographics Workshop on Graphics Hardware 2000 by Subject "Hardware Architecture Graphics Processors C.1.2 [Processor Architectures]"
Now showing 1 - 1 of 1
Results Per Page
Sort Options
Item Polygon Rendering on a Stream Architecture(The Eurographics Association, 2000) Owens, John D.; Dally, William J.; Kapasi, Ujval J.; Rixner, Scott; Mattson, Peter; Mowery, Ben; I. Buck and G. Humphreys and P. HanrahanThe use of a programmable stream architecture in polygon rendering provides a powerful mechanism to address the high performance needs of today s complex scenes as well as the need for flexibility and programmability in the polygon rendering pipeline. We describe how a polygon rendering pipeline maps into data streams and kernels that operate on streams, and how this mapping is used to implement the polygon rendering pipeline on Imagine, a programmable stream processor. We compare our results on a cycleaccurate simulation of Imagine to representative hardware and software renderers.